

Timer

NE/SA/SE555/SE555C

DESCRIPTION

The 555 monolithic timing circuit is a highly stable controller capable of producing accurate time delays, or oscillation. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200mA.


FEATURES

- Turn-off time less than 2µs
- Max. operating frequency greater than 500kHz
- Timing from microseconds to hours
- Operates in both astable and monostable modes
- High output current
- Adjustable duty cycle
- TTL compatible
- Temperature stability of 0.005% per °C

APPLICATIONS

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation

PIN CONFIGURATIONS




ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
8-Pin Plastic Small Outline (SO) Package	0 to +70°C	NE555D	0174C
8-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE555N	0404B
8-Pin Plastic Dual In-Line Package (DIP)	-40°C to +85°C	SA555N	0404B
8-Pin Plastic Small Outline (SO) Package	-40°C to +85°C	SA555D	0174C
8-Pin Hermetic Ceramic Dual In-Line Package (CERDIP)	-55°C to +125°C	SE555CFE	
8-Pin Plastic Dual In-Line Package (DIP)	-55°C to +125°C	SE555CN	0404B
14-Pin Plastic Dual In-Line Package (DIP)	-55°C to +125°C	SE555N	0405B
8-Pin Hermetic Cerdip	-55°C to +125°C	SE555FE	
14-Pin Ceramic Dual In-Line Package (CERDIP)	0 to +70°C	NE555F	0581B
14-Pin Ceramic Dual In-Line Package (CERDIP)	-55°C to +125°C	SE555F	0581B
14-Pin Ceramic Dual In-Line Package (CERDIP)	-55°C to +125°C	SE555CF	0581B


Timer

NE/SA/SE555/SE555C

BLOCK DIAGRAM



EQUIVALENT SCHEMATIC



Timer

NE/SA/SE555/SE555C

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage		
	SE555	+18	V
	NE555, SE555C, SA555	+16	V
P _D	Maximum allowable power dissipation ¹	600	mW
T _A	Operating ambient temperature range		
	NE555	0 to +70	°C
	SA555	-40 to +85	°C
	SE555, SE555C	-55 to +125	°C
T _{STG}	Storage temperature range	-65 to +150	°C
T _{SOLD}	Lead soldering temperature (10sec max)	+300	°C

NOTES:

- The junction temperature must be kept below 125°C for the D package and below 150°C for the FE, N and F packages. At ambient temperatures above 25°C, where this limit would be derated by the following factors:

D package 160°C/W
 FE package 150°C/W
 N package 100°C/W
 F package 105°C/W

Timer

NE/SA/SE555/SE555C

DC AND AC ELECTRICAL CHARACTERISTICST_A = 25°C, V_{CC} = +5V to +15 unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	SE555			NE555/SE555C			UNIT
			Min	Typ	Max	Min	Typ	Max	
V _{CC}	Supply voltage		4.5		18	4.5		16	V
I _{CC}	Supply current (low state) ¹	V _{CC} =5V, R _L =∞ V _{CC} =15V, R _L =∞		3 10	5 12		3 10	6 15	mA mA
t _M Δt _M /ΔT Δt _M /ΔV _S	Timing error (monostable) Initial accuracy ² Drift with temperature Drift with supply voltage	R _A =2kΩ to 100kΩ C=0.1μF		0.5 30 0.05	2.0 100 0.2		1.0 50 0.1	3.0 150 0.5	% ppm/°C %/V
t _A Δt _A /ΔT Δt _A /ΔV _S	Timing error (astable) Initial accuracy ² Drift with temperature Drift with supply voltage	R _A , R _B =1kΩ to 100kΩ C=0.1μF V _{CC} =15V		4 0.15	6 500 0.6		5 0.3	13 500 1	% ppm/°C %/V
V _C	Control voltage level	V _{CC} =15V V _{CC} =5V	9.6 2.9	10.0 3.33	10.4 3.8	9.0 2.6	10.0 3.33	11.0 4.0	V V
V _{TH}	Threshold voltage	V _{CC} =15V V _{CC} =5V	9.4 2.7	10.0 3.33	10.6 4.0	8.8 2.4	10.0 3.33	11.2 4.2	V V
I _{TH}	Threshold current ³			0.1	0.25		0.1	0.25	μA
V _{TRIG}	Trigger voltage	V _{CC} =15V V _{CC} =5V	4.8 1.45	5.0 1.67	5.2 1.9	4.5 1.1	5.0 1.67	5.6 2.2	V V
I _{TRIG}	Trigger current	V _{TRIG} =0V		0.5	0.9		0.5	2.0	μA
V _{RESET}	Reset voltage ⁴	V _{CC} =15V, V _{TH} =10.5V	0.3		1.0	0.3		1.0	V
I _{RESET}	Reset current Reset current	V _{RESET} =0.4V V _{RESET} =0V		0.1 0.4	0.4 1.0		0.1 0.4	0.4 1.5	mA mA
V _{OL}	Output voltage (low)	V _{CC} =15V I _{SINK} =10mA I _{SINK} =50mA I _{SINK} =100mA I _{SINK} =200mA V _{CC} =5V I _{SINK} =8mA I _{SINK} =5mA		0.1 0.4 2.0 2.5 0.1 0.05	0.15 0.5 2.2 2.5 0.25 0.2		0.1 0.4 2.0 2.5 0.3 0.25	0.25 0.75 2.5 V 0.4 0.35	V V V V V V
V _{OH}	Output voltage (high)	V _{CC} =15V I _{SOURCE} =200mA I _{SOURCE} =100mA V _{CC} =5V I _{SOURCE} =100mA	13.0 3.0	12.5 13.3 3.3		12.75 2.75	12.5 13.3 3.3		V V V
t _{OFF}	Turn-off time ⁵	V _{RESET} =V _{CC}		0.5	2.0		0.5	2.0	μs
t _R	Rise time of output			100	200		100	300	ns
t _F	Fall time of output			100	200		100	300	ns
	Discharge leakage current			20	100		20	100	nA

NOTES:

1. Supply current when output high typically 1mA less.

2. Tested at V_{CC}=5V and V_{CC}=15V.3. This will determine the max value of R_A+R_B, for 15V operation, the max total R=10MΩ, and for 5V operation, the max. total R=3.4MΩ.


4. Specified with trigger input high.

5. Time measured from a positive going input pulse from 0 to 0.8×V_{CC} into the threshold to the drop from high to low of the output. Trigger is tied to threshold.

Timer

NE/SA/SE555/SE555C


TYPICAL PERFORMANCE CHARACTERISTICS



Timer

NE/SA/SE555/SE555C


TYPICAL APPLICATIONS



Timer

NE/SA/SE555/SE555C

TYPICAL APPLICATIONS



Trigger Pulse Width Requirements and Time Delays

Due to the nature of the trigger circuitry, the timer will trigger on the negative going edge of the input pulse. For the device to time out properly, it is necessary that the trigger voltage level be returned to some voltage greater than one third of the supply before the time out period. This can be achieved by making either the trigger pulse sufficiently short or by AC coupling into the trigger. By AC coupling the trigger, see Figure 1, a short negative going pulse is achieved when the trigger signal goes to ground. AC coupling is most frequently used in conjunction with a switch or a signal that goes to ground which initiates the timing cycle. Should the trigger be held low, without AC coupling, for a longer duration than the timing cycle the output will remain in a high state for the duration of the low trigger signal, without regard to the threshold comparator state. This is due to the predominance of Q₁₅ on the base of Q₁₆, controlling the state of the bi-stable flip-flop. When the trigger signal then returns to a high level, the output will fall immediately. Thus, the output signal will follow the trigger signal in this case.

Another consideration is the "turn-off time". This is the measurement of the amount of time required after the threshold reaches $2/3 V_{CC}$ to turn the output low. To explain further, Q₁ at the threshold input turns on after reaching $2/3 V_{CC}$, which then turns on Q₅, which turns on Q₆. Current from Q₆ turns on Q₁₆ which turns Q₁₇ off. This allows current from Q₁₉ to turn on Q₂₀ and Q₂₄ to given an output low. These steps cause the 2µs max. delay as stated in the data sheet.

Also, a delay comparable to the turn-off time is the trigger release time. When the trigger is low, Q₁₀ is on and turns on Q₁₁ which turns on Q₁₅. Q₁₅ turns off Q₁₆ and allows Q₁₇ to turn on. This turns off current to Q₂₀ and Q₂₄, which results in output high. When the trigger is released, Q₁₀ and Q₁₁ shut off, Q₁₅ turns off, Q₁₆ turns on and the circuit then follows the same path and time delay explained as "turn off time". This trigger release time is very important in designing the trigger pulse width so as not to interfere with the output signal as explained previously.